## A32B Datesheet



# 深圳市万物芯联科技有限公司

### www.althico.com

## **Revision History**

## 编码说明:

Bit	1 – 3	4	5-7	8-9
	A32	<u>B</u>	<u>Q76</u>	CL

1~3位:	:	A32	四位处理器型号
-------	---	-----	---------

- 4 位 : MCU 序列
- 5~7位 : QFN76
- 8~9位 : NFC

Production	A32BQ76CL	A32BQ76NT	
Parameter			
Ram	64KB	128KB	
Flash	512KB	512KB	
NFC	EMV CL 2.6B	NA	
ICC	1Group	1 Group	
Tamper	3 Group Dynamic	3 Group Dynamic	
ADC (3 group MSR)	8pin	8pin	
Pin	76	76	
GPIO	26	26	
Authority Zone	Global	Global	
Release status	Yes	Yes	

#### Introduction

A32BQ76CL is a multi-purpose MCU. The temperature range is of -25 to 85. The operating frequency is 80MHz.

Chip package is:

• QFN76

#### Features

- 32-bit load/store reduced instruction set computer (RISC) architecture with fixed 16-bit instruction length

- 16 entry 32-bit general-purpose register file
- Support for byte/halfword/word memory accesses
- Embedded interrupt controller, support nested vector interrupts.
- Cache
  - Has two AHB bus interfaces, a master and a slave interface.
  - Has a 2-way set-associative organization.
  - Uses both the positive and negative edges of its single clock input
  - Has an AHB bus interface to access its programmer's model.

OnCE debug support

- 64K Bytes of static random-access memory (SRAM):
- Single cycle byte, half-word (16-bit), and word (32-bit) reads and writes
- 512K Bytes embedded flash (EFLASH)
- 512 Bytes page size
- Read Access Time:

50ns(max) @ EV=PV=0

200ns(max)@EV=1 or PV=1

- Endurance : 100000 Cycles(Min)
- Greater than 10 years under room temperature
- Fast Page Erase/Word Program
- Program Time of each pulse : 4.4us(Max)
- Program hold time:20ns(min)
- Mass Erase Time : 40ms(Max)
- Single cycle byte, half-word(16-bits) and word(32-bits) read access

• CPM

- Two system clock sources
- Internal high speed 160MHz oscillator
- Internal low speed 1MHz oscillator
- Separate clock divider
- Support for power saving mode

- Module clock can be gated separately
- Two Periodic interval timer :
- 16-bit counter with modulus "initial count" register
- Selectable as free running or count down
- Watchdog timer :
  - 16-bit counter with modulus "initial count" register
  - Pause option for low-power modes
  - Time Counter :
  - 16-bit counter with modulus "initial count" register
  - Pause option for low-power modes
- Reset :
  - Separate reset in and reset out signals
  - Five sources of reset:
  - Power-on reset
  - Software reset
  - Watchdog timer
  - Real Time Counter
  - Power Attack Detect Reset (Low and High Voltage Detect Reset)
  - Status flag indicates source of last reset
- DMA Controller
  - Six independently programmable DMA controller channels
  - Data transfers in 8, 16, 32,64bits
  - Support single transfer, Burst 4, 8,16 transfer, and burst always under a speical case.
  - Support single cycle transfer
  - Support automatic transfer mode
  - Support LLI transfer mode
  - Follow a fixed priority rule
- EDMAC
  - Programmable transfer total number
  - Programmable read buffer address and write buffer address
  - Support read, write and write then read transfer
- CRC coprocessor
  - Support CRC32 / CRC16 / CRC8
  - Support DMAC Data from CRC
- External interrupts supported(EPORT) :
  - Rising/falling edge select

- Low-level sensitive
- Ability for software generation of external interrupt event
- Interrupt pins configurable as general-purpose I/O
- I2C Controller
  - Supports 7 bit addressing.
  - Supports Standard Mode, Fast Mode and High-Speed Mode
  - Software option to select between High-Speed mode and Standard/Fast mode

– Compatibility with standard and fast-mode of I2C bus version 2.1 standard.

- Multiple-master operation.
- Software-programmable for one of 64 different serial clock frequencies.
- Software-selectable acknowledge bit.
- Interrupt-driven, byte-by-byte data transfer.
- Arbitration-lost interrupt with automatic mode switching from master to slave.
- Transfer completion and read configure interrupt.
- Start and stop signal generation/detection.
- Repeated START signal generation.
- Acknowledge bit generation/detection.
- Bus-busy detection.
- Option slave address receiving enable when system clock stop mode
- SCL or SDA line gpio function supported
- Serial communications interface (SCI-UART):
  - Full-duplex operation
  - 13-bit baud rate prescaler
  - Programmable 8-bit or 9-bit data format
  - Separately enabled transmitter and receiver
  - Separate receiver and transmitter CPU interrupt requests
  - Two receiver wakeup methods (idle line and address mark)
  - Receiver framing error detection
  - Hardware parity checking
  - -1/16 bit-time noise detection
  - General-purpose I/O capability
- ISO7816 interface :
  - Support of ISO7816-3
  - Support both card and card reader mode
  - Support T=0 and T=1 protocal
  - Half-duplex operation
  - 1 transmit buffer + 1 receive buffer
  - F/D selection(31,23.25, 46.5, 93, 186,
  - 372,744,8,12,16,32,64,128,256,512)

- 9-bit guard time counter (GTCNT)
- 24 bits waiting time counter (WTCNT)
- Programmable transmitter output polarity
- Interrupt-driven operation with seven flags:
- Transmitter empty
- Transmission complete
- Receive full
- ERROR
- Start bit detected
- Timeout on WT counter
- -Answer to Reset
- Auto-character repetition on error signal detection in transmit mode
- Auto-error signal generation on parity error detection in receive mode
- Hardware parity checking
- -1/16 bit-time noise detectio
- General purpose, IO capability
- Memory Integration Module:
  - Two Chip Select channel, two for external SRAM,NORFLASH and memory mapped peripherals(Only for evaluation)
  - Support for swap and bootload modes
  - Bidirectional data bus with wide 16-bit and narrow 8-bit modes
  - 20-bits address bus
  - Bus monitor
- Serial peripheral interfaces (SPI) :
  - Master mode and slave mode configurable
  - Slave select output
  - Mode fault error flag with CPU interrupt capability
  - Double-buffered receiver
  - Serial clock with programmable polarity and phase
  - Control of SPI operation during wait mode
- USB

– Supports internal reference clock or external 12MHz crystal reference clock

– Compliant with USB 1.1 specification with on-chip integrated PHY module

- Supports FS (12Mbps) modes
- Supports eight transmit/receive

endpoints(ep0,ep1,ep2,ep3,ep4,ep5,ep6,ep7)

- PWM
  - Programmable period
  - Programmable duty cycle

- Two Dead-Zone generator
- Capture function
- Pins can be configured as general-purpose I/O
- Magnet Card Reader
  - Magnet card interface

• ADC

- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- ADC conversion time: 1.0 ms for 12-bit resolution (1 MHz), 0.88 ms conversion time for 10 bit resolution, faster conversion times can be obtained by lowering resolution.
- Programmable sampling time
- DMA support
- RF
  - RF interface
- AES module
  - Support AES encryption/decryption algorithm
  - Support AES algorithm with 128/192/256 bits key
  - Support Electronic Code Book (ECB ) mode operation and CTR(counter)
  - mode operation
  - Data process speed up to 60MBps@80Mhz for AES
- SHA coprocessor
  - SM3(256)
  - SHA-0(160)
  - SHA-1(160)
  - SHA-224(224)
  - SHA-256(256)
  - SHA-384(384)
  - SHA-512(512)
  - Share hardware between different SHA processing
- SM4 module
  - Support sm4 encryption/decryption algorithm.
  - Support sm4 algorithm with 128 bits key
  - Support ECB and CBC mode
  - Support CLBBUS Interface
- DES coprocessor
  - Support DES and Triple-DES encryption and decryption algorithm
  - Support DES algorithm with 64(56) bits key
  - Support Triple-DES algorithm with 128(112) bits or 192(168) bits key
  - Support ECB mode and CBC mode
  - Support MLBBUS Interface

• TRNG( random number generator)

- Rate: 250kbps

• PMU\_RTC

– Load time data to and read time data from seconds, minutes, hours and days counters


– Support alarm settings

 Interrupt sources:second, minute, hour,day interrupts,programmable alarm interrupts ,1KHZ/32KHZ periodic interrupts .

#### Introduction

The address map, shown in 2.2, includes:

- 64K Bytes of internal static random-access memory (SRAM)
- 512K Bytes Embedded Flash
- Internal memory mapped registers




## **Pin Description**

This section contains both a package pinout and tabular listings of the signal descriptions. The following nomenclature is used for Signal types:

GND	A Ground Signal							
IA	Analog input signal							
Ι	Digital input signal							
IH	Input signals with weak internal pull-up, to prevent signals							
	fromfloating when left open							
IL	Input signals with weak internal pull-down, to prevent signals from							
	floating when left open							
I/O	A digital bi-directional signal							
OA	An analog output signal							
0	A digital output signal							
5								

P A power or ground signal

### Pin Assignments(QFN76)



Althico A32B series datasheet

Signal-to-Pin Relationships and Descriptions						
Name1	Alternate	Dir.	Pull	Voltage	Function	
Serial Periheral Interface(SPI1/2)(8)						
mosil	GPIO I.	I/0	Pullup	3. 3v	Serial data output from the SPI in master	
	0110	1/0	Turrup	0.00	mode and the serial data input in slave mode.	
misol	GPIO	I/0	Pullup	3. 3v	Serial data input to the SPI in master mode	
	0110	1/ 0	Turrap	0.01	and the serial data output in slave mode.	
					The serial clock synchronizes data	
					transmissions between master and slave	
sck1	GPIO	I/0	Pullup	3.3v	devices. SCK is an output if the SPI is	
					configured as a master. sckl is an input if the	
					SPI is configured as a slave.	
					Peripheral chip select signal in master mode	
ss1	GPIO	I/0	Pullup	3.3v	and is an active-low slave select in slave	
					mode.	
mosi2	GPIO	I/0	Pullup	3. 3v	Serial data output from the SPI in master	
m0012	0110	1/ 0	Turrup	0.01	mode and the serial data input in slave mode.	
miso2	GPIO	I/0	Pullup	3. 3v	Serial data input to the SPI in master mode	
m1502	0110	1/ 0	Turrup	0.01	and the serial data output in slave mode.	
					The serial clock synchronizes data	
					transmissions between master and slave	
sck2	GPIO	I/0	Pullup	3.3v	devices. SCK is an output if the SPI is	
					configured as a master. sckl is an input if the	
					SPI is configured as a slave.	
					Peripheral chip select signal in master mode	
ss2	GPIO	I/0	Pullup	3.3v	and is an active-low slave select in slave	
					mode.	
I2C Interface(2)						
scl	GPIO	I/0	Pullup	3.3v	I2C controller bidirection clock pin	
sda	GPIO	I/0	Pullup	3.3v	I2C controller bidirection data pin.	
Edge Port (EPORT)	(8)					
gint[0]/adc_in[0]	GPIO	I/0	Pullup	3. 3v	External interrupt source or GPIO.	
gint[0]/adc_n[0]	01 10	1/0	ruiiup	5.50	ADC analog channels.	
gint[1]/ada in[1]	GPIO	I/0	Dullum	3. 3v	External interrupt source or GPIO.	
gint[1]/adc_in[1]	GP10	1/0	Pullup	ə. əv	ADC analog channels.	
rint[9]/ada in[9]	GPIO	т /о	Decline	2 2	External interrupt source or GPIO.	
<pre>gint[2]/adc_in[2]</pre>	GP10	I/0	Pullup	3. 3v	ADC analog channels.	
· . [9] / 1 · [9]	CDIO	т./о	D 11	0.0	External interrupt source or GPIO.	
<pre>gint[3]/adc_in[3]</pre>	GPIO	I/0	Pullup	3. 3v	ADC analog channels.	
• . [4] / 1 • [4]	(DIO	т /о	D 11		External interrupt source or GPIO.	
<pre>gint[4]/adc_in[4]</pre>	GPIO	I/0	Pullup	3.3v	ADC analog channels.	
	0.0.7.0	т /с	D. 11	2 2	External interrupt source or GPIO.	
gint[5]/adc_in[5]	GPIO	I/0	Pullup	3. 3v	ADC analog channels.	
	ODIO	т /о		0.0	External interrupt source or GPIO.	
gint[6]/adc_in[6]	GPIO	I/0	Pullup	3. 3v	ADC analog channels.	

Althico A32B series datasheet						
<pre>gint[7]/adc_in[7]</pre>	GPIO	I/0	Pullup	3. 3v	External interrupt source or GPIO.	
			1		ADC analog channels.	
USB1.1(2)	1		1			
dp	-	I/0	-	5v	USB D+ signal pin.	
dm	-	I/0	-	5v	USB D- signal pin.	
RF (3)	1		1		1	
TX1	-	0	_	-	Transmitter 1, delivers the modulated	
					13.56MHz energy carrier.	
TX2	-	0	_	_	Transmitter 2, delivers the modulated	
					13.56MHz energy carrier.	
RX	-	Ι	Pullup	-	Receiver input.	
MCC (6)				-		
VIN1	_	Ι	_	3. 3v	Magnet card reader channel 1 pad. Vin 1 is	
1111		1			positive port.	
VCM1	_	0	_	3. 3v	Magnet card reader channel 1 pad. Vcm1 is	
VCM1		0	_	0.00	negtive port.	
VIN2	_	т		2 2	Magnet card reader channel 2 pad. Vin 2 is	
V 11VZ		Ι	_	3. 3v	positive port.	
VCM2	_	0	-	3. 3v	Magnet card reader channel 2 pad. Vcm2 is	
V CIVIZ	-	0		5.50	negtive port.	
VIN3	_	Ι	_	3. 3v	Magnet card reader channel 3 pad. Vin 3 is	
V INS		T			positive port.	
VCM3		0	_	3. 3v	Magnet card reader channel 3 pad. Vcm3 is	
VCM3		0		3. 31	negtive port.	
SCIUART (4)						
txd	-	I/0	Pullup	3.3v	SCI transmitter data output or GPIO	
rxd	-	I/0	Pullup	3. 3v	SCI receiver data input or GPIO	
txd2	-	I/0	Pullup	3. 3v	SCI transmitter data output or GPIO	
rxd2	-	I/0	Pullup	3. 3v	SCI receiver data input or GPIO	
Other type pins(3)					<u></u>	
					usb wake up detect pin.	
usbdet	-	Ι	-	5v	is 1 will wake up system when system enter	
					powerdown mode.	
					External wake up signal.	
WAKEUP	-	Ι	-	5v	is1 will wake up system when system enter	
					powerdown mode.	
					RF LDO enable pad.	
RF_LDO_EN	_	Ι	-	5v	is O(default), disable RF LDO;	
					is 1, enable RF LDO	
ISO-7816 Interface	(USI2) (	3)	1			
					Smart Card clock	
isoclk2	GPIO	I/0	-	1.8/3	signal.	
isodat2	GPIO	I/0	-	1.8/3	Smart Card Interface data input/output	
isorst2	GPIO	I/0	_	1.8/3	Smart Card reset signal.	
		_/ 0		, , ,		

PWM (4)							
a[8]/PWM0_2	_	I/0	_	3. 3v	pwm0[2] data input/output signal.		
a[13]/PWM1_3	_	I/0	_	3. 3v	pwml[3] data input/output signal.		
a[14]/PWM2_0	_	I/0	_	3. 3v	pwm2[0] data input/output signal.		
			_				
alloj/imm2_1 1/0 0.00 pwm2[1] data input/output signal.							
Power Supply (17)							
VDD33	-	-	-	-	This signal supplies 3.3V positive power output.		
AVDD_MC_ADC	_	_	_	_	ADC power supply, 3.3v		
/VREFH							
VDD33_FLASH	-	-	-	-	This signal is the power supply for external flash.		
VCCA	_	_	_	_	This signal is the 3.3v power supply for USB		
VCCA	_	_	_	_	analog model.		
PAD_AVDD_BBAT	-	-	-	-	RTC battery power supply.		
VBAT_DET	-	-	-	-	5V battery power detect pad.		
VCC5V	-	-	-	-	5v power supply		
VDD	-	-	-	-	1.2v Power output		
VDDIO_CARDIO	-	-	-	-	Power supply for IS07816 card.		
VDDIO_CARDO	-	-	-	-	Power supply for IS07816 card.		
VDDIO_CARD1	-	-	-	-	Power supply for IS07816 card.		
					This signal is the negative supply (ground) to		
TVSS	-	-	-	-	the RF transmitter.		
			_		This signal is the power supply to the RF		
TVDD	-	-	-	-	transmitter.		
VMID	-	-	-	-	RF internal reference voltage.		
					This signal is the power supply to the RF		
AVDD	-	-	-	-	analog.		
					This signal is the negative supply (ground)		
NFC_AVSS	-	-	-	-	for the RF analog.		
AGND/VSS	-	-	-	-	This signal is the negative supply (ground).		
Clock(7)							
PAD_XTALI	-	Ι	-	3.3v	32.768KHz Oscillator input.		
PAD_XTALO	-	0	-	3. 3v	32.768KHz Oscillator output.		
OSCI	-	Ι	-	-	27.12MHz Oscillator input.		
OSCO	-	0	-	-	27.12MHz Oscillator output.		
extal	-	Ι	-	3. 3v	12MHz Oscillator input.		
xtal	-	0	_	3. 3v	12MHz Oscillator output		
clkout	_	0	_	5v	Internal clock output		
	1	-	1	1			